
RF Interlock Overview

Marek Penno

Interlock System



Interlock Function

- Protect cost intensive components in case of a technical problem
 - Klystron, Directional Coupler, Waveguide System, Cavities, etc.
- In case of an error, subsystems are switched off fast to prevent high energy deposition and damage
- Main Principle: Interlock function and logic is implemented in hardware (FPGA firmware)
- Software is used for configuration and communication

System Usage

- Designed for usage at XFEL
- Used at RF teststands
 - Klystron Teststands, XFEL accelerating module conditioning
 - PITZ (Photo Injector Teststand Zeuthen)
- Used at accelerator facilities:
 - FLASH in Hamburg
 - Since Q1 2013 first XFEL RF System (GUN) in HH

Hardware History

Revision 3

- Modular Concept
- NIOS2 CPU based, uCOS operating system
- 9 units in operation

Revision 4

- Simplified modular concept
- Optimized for production, cost, XFEL
- Improved Software Support
- ARM CPU based , Linux operating system
- 6 units in operation
- 30 units in total produced for XFEL
- 20 units planed for spare parts XFEL and future projects

Revision 2


- Semi Modular Concept
- NIOS2 CPU based, uCOS operating system
- Single Board Unit, close to
 2 units in operation
- deprecated

purpose design

Revision 1

Interlock Crate

- 19" 3HU crate
- 20 available slave slots
- provides many signal connections
- distribution panels connect the interlock crate with incoming and outgoing signal cables
 - easy access to all
 signal cables
 easy module
 - exchange




Interlock Modules


- Controller Module
 - NIOS II Processor, 64MB RAM, 16MB Flash
 - Ethernet Interface
- Slave Modules
 - Digital I/O, 32 input, 32 output channels
 - Analog window comparator, 36 input channels
 - Light I/O, 16 input, 16 output channels,
 - Analog I/O, 8 input, 8 output channels
 - Fast Analog Input, 16 channels

Interlock Rev.3 Modules




Distribution Panels











Signal Processing



Hardware architecture overview

- interlock function completely implemented in hardware
- **<u>Strict</u>** separation of interlock logic and processor bus



Inputs for Interlock Signals

- Water Flow sensors
- Temperature sensors
- Pressure sensors
- Radiation sensors
- RF leakage sensors
- Spark Sensors in waveguide system
- RF Powermeter measurements
- Voltage/Current measurements
- Status signals from RF components
- etc.

Features Rev. 3


- 20 Slots, 768 input signals, 768 output signals
- Catch input glitches <1us
- React within 0.25us
- Standard features
 - Configurable filter times 0ns 1000ms for each input
 - Configurable masks for each input signal
 - Configurable thresholds
 - Limited remote firmware upgrade ability
- Customer specific extras:
 - Spark counter
 - Monoflops/Latches for specific signals
 - Custom logic to special purpose (ex.g. SF6 gas)
 - Powermeter auto-reset timer

Flexibility

- Interlock Firmware is adabtable to needs of the "customer" e.g. RF Station / Gun
- Ex.g.: Customer specific extras:
 - Spark counter
 - Monoflops/Latches for selected signals
 - Custom logic (ex.g. SF6 gas)
 - Powermeter auto-reset timer
 - Hardware Commands (reset latches, etc.)

Firmware PITZ RF1/RF2

- Interlock controls components:
 - Modulator
 - Disables High Voltage at Klystron and Preamplifier
 - Switched off when problem with Klystron
 - Arc in klystron and/or vaccum problem
 - Temperatures above thresholds, Waterflow problem
 - Modulator stops energy flow: stress for modulator and klystron
 - Preamplifier
 - Disables RF; but not Modulator
 - Switched off when problem with RF
 - Sparc happened in Waveguide system
 - Reflected power is to high (GUN/Cavity problem)
 - RF leakage detected



Communication

- Communication via Network Interface
- Connection to Control System DOOCS
 - Via Meta-Server
 - Update Interlock Status
 - Receive Commands

Interlock to DOOCS - Interface

- Interlock sends actual status data to Metaserver
- Metaserver integrates status-data into DOOCS-System and history

KLYS_2 / RF2 -> booster

94

91

81

77 76

75 t

0 90

g

с 85

а

р

1

0

not used

Output Preamplifier Enable

Interlock Personal Signal2 Interlock Personal Signal1

Interlock Spark Detector

Status Preamplifier Ready

Interlock RF Leakage Detector

Power Gun Pwrmeter WG2 Reflected Max


Power Gun Pwrmeter WG1 Reflected Max

Power Klystron Pwrmeter WG2 Reflected Max

Power Klystron Pwrmeter WG1 Reflected Max

Clock Input Bouncer

Clients monitor signal states



44

43

41

35

33

30

29

28

PITZ klystron interlock status

Current Ion Pump 3 Min

Current Ion Pump 2 Max

Current Ion Pump 2 Min

Current Ion Pump 1 Max

Current Ion Pump 1 Min

not used

not used

not used

Temp Reserve 2

Temp Reserve 1

Temp Body Window 2

Temp Body Window 1

Current Ion Pump 2 Attention

Current Ion Pump 1 Attention

Level Klystron Tank Oil High

Level Klystron Tank Oil Low

Level Transformer Tank Oil High

Level Transformer Tank Oil Low

Temp Circulator 2 Water Out

Temp Circulator 1 Water Out

Temp Dummy Load 2 Water Out

Level Transformer Tank Oil Attention

Level Klystron Tank Oil Attention

Features Rev. 4

- Many hardware features of Interlock Rev.3
- 13 Slots, 386 input signals, 386 output signals
- checksum secured backplane communication
- 16 dedicated adc transport channels for 1MS analog data pulse recording
- SEU self detection
- Full remote firmware upgrade ability
- Trackable hardware via unique HW ID's
- linux software support (SSH, Thrift, ZMQ, etc.)